

**NANO EXPRESS**

**Open Access**

# Gadolinium oxide nanocrystal nonvolatile memory with $\text{HfO}_2/\text{Al}_2\text{O}_3$ nanostructure tunneling layers

Jer-Chyi Wang\*, Chih-Ting Lin and Chia-Hsin Chen

## Abstract

In this study,  $\text{Gd}_2\text{O}_3$  nanocrystal ( $\text{Gd}_2\text{O}_3\text{-NC}$ ) memories with nanostructure tunneling layers are fabricated to examine their performance. A higher programming speed for  $\text{Gd}_2\text{O}_3\text{-NC}$  memories with nanostructure tunneling layers is obtained when compared with that of memories using a single tunneling layer. A longer data retention ( $< 15\%$  charge loss after  $10^4$  s) is also observed. This is due to the increased physical thickness of the nanostructure tunneling layer. The activation energy of charge loss at different temperatures is estimated. The higher activation energy value (0.13 to 0.17 eV) observed at the initial charge loss stage is attributed to the thermionic emission mechanism, while the lower one (0.07 to 0.08 eV) observed at the later charge loss stage is attributed to the direct tunneling mechanism.  $\text{Gd}_2\text{O}_3\text{-NC}$  memories with nanostructure tunneling layers can be operated without degradation over several operation cycles. Such NC structures could potentially be used in future nonvolatile memory applications.

**Keywords:** NVMs,  $\text{Gd}_2\text{O}_3$ , nanocrystal, nanostructure,  $\text{HfO}_2/\text{Al}_2\text{O}_3$ , tunneling layer

## Introduction

Nanocrystal (NC) memory has been widely studied as a possible solution to the scaling-down problem that traditional floating gate (FG) nonvolatile memories (NVMs) have faced. It is believed that NC memory is superior to FG memories because of either the lower leakage current from the NCs to the Si substrate or the lower lateral electron migration between NCs [1-3]. In this regard, the tunneling oxide thickness can be reduced due to the enhancement of immunity against local oxide defects, thereby allowing higher charge injection efficiency through the tunneling oxide to the charge trapping layer. The performance of NC memory depends on the densities, sizes, and shapes of the NCs. Several NC materials such as silicon (Si), germanium (Ge), gold (Au), and platinum (Pt) have been used in memory devices [4-7]. Several approaches have been investigated in order to fabricate NCs. Among these, a common method is the use of a thermal annealing process to induce crystalline phase separation (such as in

$\text{HfO}_2\text{-NC}$ ) or condensation effects (Au-NC formation) [8-12]. However, the method of  $\text{HfO}_2\text{-NC}$  formation requires a dual sputtering process, i.e., the Si and Hf targets are loaded simultaneously in an ambient argon and oxygen mixture to form a  $\text{HfSiO}$  layer; this is followed by rapid thermal annealing (RTA) treatment [8,9]. The Au-NC embedded in a  $\text{SiO}_2$  matrix is formed by annealing a Au thin film whose thickness is controlled to within 3 nm. The size and density of Au-NC are sensitive to the thickness of the Au thin film and the annealing temperature. This will lead to variations in the process control of Au-NC formation [10,11]. In recent years, the use of gadolinium oxide ( $\text{Gd}_2\text{O}_3$ ) has attracted considerable attention for application as high- $k$  gate dielectrics in complementary metal-oxide-semiconductor (CMOS) technologies [13]. Furthermore, the  $\text{Gd}_2\text{O}_3$  was also demonstrated to be the potential candidate of III-V CMOS application because the trivalent oxide can be allowed to have a charge matching with the GaAs interface [14]. In addition, a few studies have demonstrated a method of synthesizing  $\text{Gd}_2\text{O}_3\text{-NC}$  via a few chemical reaction steps [15]. The simplest way to form  $\text{Gd}_2\text{O}_3\text{-NC}$  is the use of RTA treatment on an amorphous

\* Correspondence: jcwang@mail.cgu.edu.tw  
Department of Electronic Engineering, Chang Gung University, No. 259,  
Wen-Hua 1st Road, Kwei-Shan, Tao-Yuan, 333, Taiwan, Republic of China


$\text{Gd}_2\text{O}_3$  (a- $\text{Gd}_2\text{O}_3$ ) thin film prepared by sputtering [16,17]. This method has been applied in memory fabrication; large memory windows and good data retention can be achieved by using optimized RTA temperatures [16]. Some parts of a- $\text{Gd}_2\text{O}_3$  will transform into a nanostructure crystalline phase after RTA treatment, while other parts remain in the amorphous phase. This procedure can natively form  $\text{Gd}_2\text{O}_3$ -NC embedded in an a- $\text{Gd}_2\text{O}_3$  thin film. Here, the smaller bandgap of  $\text{Gd}_2\text{O}_3$ -NC, which is surrounded by the larger bandgap of a- $\text{Gd}_2\text{O}_3$ , could be responsible for the charge storage mechanism due to the bandgap offset [16,18].

Another solution to the scaling-down problem of NVMs is to substitute band-engineering silicon-oxide-nitride-oxide-silicon (BE-SONOS) for FG memories [19-21]. A  $\text{Si}_3\text{N}_4$  film is treated as the charge-trapping layer in the BE-SONOS structure due to the presence of a large amount of discrete trap distributions, while the  $\text{SiO}_2/\text{SiN}_x/\text{SiO}_2$  layer is treated as the tunneling layer by exploiting the unique band structure and the increased physical thickness [19]. It has been demonstrated that BE-SONOS memories exhibit a good performance in terms of programming and erasing (P/E) speed and data retention. Further, high- $k$  materials such as  $\text{HfO}_2$  have been applied to the tunneling oxide layer of NC memory because of their lower capacitance-equivalent thickness

and lower band offset with Si substrates [22]. In this study, a nanostructure using a- $\text{Gd}_2\text{O}_3/\text{HfO}_2/\text{Al}_2\text{O}_3$  as the tunneling layer is applied to  $\text{Gd}_2\text{O}_3$ -NC memories, in which a- $\text{Gd}_2\text{O}_3$  is a part of the  $\text{Gd}_2\text{O}_3$  thin film. The  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  layers were prepared by atomic layer deposition and radio frequency (RF) sputtering system, respectively. Data retention can be improved due to the increased physical thickness of the tunneling layer, and the P/E speed can be improved due to band alignment in the programming and erasing states.

### Experimental process

Figure 1 shows the schematic of  $\text{Gd}_2\text{O}_3$ -NC memories and the process flow involved in the fabrication. These devices were fabricated on 4-in., n-type (100) silicon wafers. After performing a wafer cleaning process, an  $\text{Al}_2\text{O}_3/\text{HfO}_2$  nanostructure tunneling layer was deposited. The  $\text{Al}_2\text{O}_3$  layer was deposited via RF sputtering in an atmosphere consisting of an argon and oxygen mixture using a pure Al target (99.999% pure, ADMAT Inc., Norristown, PA, USA) as a source, while the  $\text{HfO}_2$  layer was deposited via an atomic layer deposition technique by using the tetrakis(ethylmethylamido)hafnium (Namat Technology Co. Ltd., Kaohsiung, Taiwan, Republic of China) as a precursor. Two thicknesses of the  $\text{HfO}_2$  layer, 2 and 5 nm, are deposited for



**Figure 1** The schematic structure of  $\text{Gd}_2\text{O}_3$ -NC memories with nanostructure tunneling layer. There are four samples in this experiment. Two samples for the nanostructure  $\text{HfO}_2/\text{Al}_2\text{O}_3$  layer with 2 and 5 nm  $\text{HfO}_2$ , respectively. Two samples for the  $\text{SiO}_2$  and  $\text{Al}_2\text{O}_3$  single tunneling layers, respectively.





comparison and denoted as samples DL\_1 (2 nm) and DL\_2 (5 nm), respectively. Some of the samples used a grown SiO<sub>2</sub> film or a deposited Al<sub>2</sub>O<sub>3</sub> film as the single tunneling oxide layer. The splits of samples of different tunneling layer structures for comparative study are labeled in Table 1. Subsequently, a 10-nm-thick Gd<sub>2</sub>O<sub>3</sub> layer was deposited on all samples by RF sputtering using a pure Gd target (99.9% pure, ADMAT Inc., Norristown, PA, USA) in an ambient argon and oxygen mixture in which the pressure of the gases was 20 mTorr. The flow ratio of argon to oxygen was 7:1. After forming the Gd<sub>2</sub>O<sub>3</sub> layer, all of the samples underwent RTA at 900°C for 30 s in ambient nitrogen to form the Gd<sub>2</sub>O<sub>3</sub>-NC [16]. Some portions of the Gd<sub>2</sub>O<sub>3</sub> were crystallized to form nanocrystals, while other portions formed a surrounding layer of a-Gd<sub>2</sub>O<sub>3</sub>. Subsequently, an 8-nm-thick SiO<sub>2</sub> layer (as the blocking oxide) was deposited in an ambient SiH<sub>4</sub> and N<sub>2</sub>O mixture at 300°C by a plasma-enhanced chemical vapor deposition technique. A 300-nm-thick Al film was deposited using a thermal coater with a pure Al ingot (99.9999% pure, ADMAT Inc., Norristown, PA, USA), and a gate was


defined lithographically and etched to be the circle gate pattern with a diameter of 180 μm. In addition, an Al/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si capacitor was fabricated to monitor the characteristics of the device. For electrical analysis, the capacitance-voltage (C-V) hysteresis profile and the P/E characteristics were measured using Agilent 4284A precision LCR meter and 8110A pulse generator, respectively (Agilent Technologies, Inc., Santa Clara, CA, USA).

Results and discussion

Figure 2a shows the high-resolution transmission electron microscopy (HRTEM) image of the Gd<sub>2</sub>O<sub>3</sub>-NC memory structure in which the HfO<sub>2</sub> layer is 2-nm thick (DL\_1 (2 nm) sample). The crystallized Gd<sub>2</sub>O<sub>3</sub>-NC embedded in a-Gd<sub>2</sub>O<sub>3</sub> that is observed is identical with that obtained in our previous study [16]. However, an interfacial layer of SiO<sub>2</sub>, with a thickness of about 2 nm, is also observed between the Al<sub>2</sub>O<sub>3</sub> layer and the Si substrate. Figure 2b shows the energy-dispersive X-ray (EDX) analysis of the HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> layers for which the spot locations of X-ray are pointed out in Figure 2a


Table 1 Splits of samples of different tunneling layer structures for comparative study

Sample names	DL_1 (2 nm)	DL_2 (5 nm)	SiO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>
Tunneling layer structure				




as 'No. 1' and 'No. 2', respectively. The Hf/Al ratio can be estimated using the highest counts of Hf and Al; this is shown in the inset of Figure 2b. A higher ratio is observed at location No. 1; this indicates that the HfO<sub>2</sub> layer was formed on the Al<sub>2</sub>O<sub>3</sub> layer. Figure 3 shows the C-V hysteresis of the capacitor nanostructure comprising Al/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si. Negligible hysteresis is obtained for both 2-nm HfO<sub>2</sub> and 5-nm HfO<sub>2</sub>, thereby indicating that it is almost trap-free in the nanostructure tunneling layer. The inset in Figure 3 shows the gate current density versus gate voltage of this structure. It is observed that the gate current density of the structure with 2-nm HfO<sub>2</sub> is higher than that of the structure with the thicker HfO<sub>2</sub> layer. The application of the former nanostructure can improve the P/E efficiency of the Gd<sub>2</sub>O<sub>3</sub>-NC memory. The C-V curves of the fresh,

programming, and erasing states of the Gd<sub>2</sub>O<sub>3</sub>-NC memories are shown in Figure 4. All the gate voltages were normalized with the flat-band voltage of the forward (negative to positive gate voltage) C-V curves ( $V_{FBf}$ ), and the capacitance values were normalized with oxide capacitance ( $C_{ox}$ ). The  $V_{FB}$  shift in the P/E operations can be extracted from this figure. The P/E speeds are shown in Figure 5a, b, respectively. The gate voltage ( $V_G$ ) was set to  $(10 + V_{FB})$  V for the programming state and  $(-11 + V_{FB})$  V for the erasing state. The insets in Figure 5a, b show the extracted  $V_{FB}$  shift for various programming and erasing gate voltages, respectively. The higher  $V_{FB}$  shift for the DL\_1 (2 nm) sample when compared with that for a single tunneling layer (SiO<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub>) can be observed. This could be due to the band alignment of the nanostructure tunneling layer when the



**Figure 3** The C-V hysteresis of capacitor structure Al/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si for two different HfO<sub>2</sub> thicknesses. Inset shows the J-V characteristic of the same capacitor structure. The gate voltage of the C-V hysteresis was swept from -3 to +3 V and then swept back. All the gate voltages were normalized with the  $V_{FB}$  of the forward (-3 to +3V) C-V curve ( $V_{FBf}$ ).





**Figure 4 The C-V curves.** The C-V curves of the fresh, programming (at 10 V, 1 ms) and erasing (at 11 V, 1 s) states for all samples. All the gate voltages were normalized with the  $V_{FB}$  of the fresh-state C-V curve ( $V_{FBf}$ ).

gate voltage is being applied. This will be discussed later in the following text. On the other hand, the small  $V_{FB}$  shift for the DL\_2 (5 nm) sample could be due to the thicker  $HfO_2$  layer in the nanostructure tunneling layer. Detailed discussions regarding this  $V_{FB}$  shift are to be described later in this paper.

The retention characteristics are shown in Figure 6a. The charge loss can be calculated by

$$Q_{\text{loss}} (\%) = \frac{(V_{FBp} - V_{FBt})}{(V_{FBp} - V_{FBi})} \times 100\%, \quad (1)$$

where  $V_{FBi}$  is the  $V_{FB}$  of the initial memory status,  $V_{FBp}$  is the  $V_{FB}$  after programming, and  $V_{FBt}$  is the flat-band voltage after the retention time. Thus, the charge loss rate can be given as  $\frac{Q_{\text{loss}}}{\Delta t}$ , i.e., the tangent slope of charge loss versus retention time. In general, this retention curve can be approximately divided into two sections that have

different charge loss rates. A higher initial charge loss rate is observed between 0 and 2,000 s, while a lower charge loss rate is observed between 2,000 and 10,000 s. In a previous study, it was reported that the higher charge loss rate in the initial stage is associated with the higher activation energy ( $E_a$ ) due to the charge loss from the shallow traps via the thermionic emission mechanism, while the charge loss rate in the later stage is associated with the lower activation energy due to the charge loss from the deep traps via the direct tunneling mechanism [23]. The lowest initial charge loss rate for DL\_2 (5 nm) samples can be obtained since the physical thickness of the nanostructure tunneling layer is greater than that of the other samples. On the other hand, the initial charge loss rate of the sample with the  $Al_2O_3$  tunneling layer is higher not only due to the reduced physical thickness, but also due to the lower conduction band offset between  $Al_2O_3$  and Si [24]. In addition, the activation energy was extracted in order to understand the temperature dependence of the charge loss




Fig. 5 Jer Chyi Wang


**Figure 5** Programming (a) and erasing (b) characteristic of Gd<sub>2</sub>O<sub>3</sub>-NC memories with nanostructure tunneling layer. Insets show the extracted V<sub>FB</sub> shift of various P/E voltages at 1 ms/1 s.

mechanism; this is shown in Figure 6b. The activation energy is determined using the relationship between charge loss and temperature, which is given as follows:

$$Q_{\text{loss}} \propto \exp\left(\frac{-E_a}{k_B T}\right). \quad (2)$$

Here,  $Q_{\text{loss}}$  denotes the charge loss from the shallow-trap and deep-trap electron loss for the Gd<sub>2</sub>O<sub>3</sub>-NC

memories,  $E_a$  represents the activation energy for charge loss,  $k_B$  denotes the Boltzmann constant, and  $T$  denotes the absolute temperature. The  $E_a$  of the shallow-trap charge loss (0.13 to 0.17 eV) is higher than that of the deep-trap charge loss (0.07 to 0.08 eV). This indicates that the charge loss mechanism in the shallow trap is thermionic emission (which has higher dependence on temperature) while the charge loss mechanism in the




**Figure 6** Retention characteristic and extracted activation energy. (a) The retention characteristic at 25°C of Gd<sub>2</sub>O<sub>3</sub>-NC memories with nanostructure tunneling layer. (b) The extracted activation energy of two charge loss mechanisms. The retention characteristic can be divided into two parts which have different charge loss rates.

deep trap is direct tunneling (lower temperature dependence). The charge loss mechanism in this case is identical with that reported before [23,25].

Based on the retention characteristics, the band diagram at the retention state of the DL\_1 (2 nm) sample can be extrapolated as shown in Figure 7a. The lower bandgap of  $\text{Gd}_2\text{O}_3\text{-NC}$  is surrounded by the higher bandgap of  $\text{a-Gd}_2\text{O}_3$ , as mentioned in a previous section. The bandgaps for  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  are 8.7 and 6.1 eV, respectively. Besides, the conduction band offset between  $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2$  is 0.7 eV, while that between  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  is 1.3 eV [24,26]. The band structure of  $\text{Gd}_2\text{O}_3\text{-NC}$  was proposed using an UV-visible spectrophotometer and by X-ray diffraction spectroscopy [25]. The increased physical thickness of the nanostructure tunneling layer can prevent electron loss from the shallow and deep traps in the  $\text{Gd}_2\text{O}_3\text{-NC}$ . The higher activation energy of the shallow-trap charge loss is due to thermionic emission of the electrons from the  $\text{Gd}_2\text{O}_3\text{-NC}$  to the conduction and tunneling back to the Si or Al gate electrode. The lower

activation energy of the deep-trap charge loss is due to direct tunneling of electrons from the  $\text{Gd}_2\text{O}_3\text{-NC}$  to the  $\text{SiO}_2/\text{Si}$  interface state. In general, the direct tunneling mechanism largely depends on thickness rather than temperature; this is why a lower charge loss rate is observed at a later stage, i.e., the large physical thickness of the nanostructure tunneling layer, as shown in Figure 6a. On the other hand, based on the programming characteristics, the band diagram at the programming state of the DL\_1 (2 nm) sample can be extrapolated as shown in Figure 7b. The band bending of the nanostructure tunneling layer when applying the gate voltage could result in electrons tunneling from Si to  $\text{Gd}_2\text{O}_3\text{-NC}$ . For the DL\_1 (2 nm) sample, due to the existence of the low  $k$  value and the thin  $\text{SiO}_2$  layer, we can estimate that the electric field in the  $\text{SiO}_2$  layer is high. Thus, the electrons will tunnel through the thin  $\text{SiO}_2$  layer via direct tunneling mechanism, and the  $\text{HfO}_2$  layer is no longer a barrier for electrons. Based on this model, the higher P/E speed of the DL\_1 (2 nm) sample as shown in Figure 5 can be obtained,




**Figure 7** The band diagrams of  $\text{Gd}_2\text{O}_3\text{-NC}$  memories with nanostructure at (a) retention and (b) programming states. The bandgaps of  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  are assumed to be 6.1 and 8.7 eV, respectively [22,23]. The charge loss paths of shallow traps and deep traps are pointed out by arrow signs in (a); the charge injection paths when applying gate voltage is drawn by arrow signs in (b).

especially for the high gate voltage. However, for the thicker  $\text{HfO}_2$  layer (DL\_2 (5 nm)), the  $\text{HfO}_2$  layer could be a barrier for electrons when applying the same gate voltage because the electric fields across the tunneling layers become smaller, leading to a low electron tunneling probability. On the other hand, compared with the  $\text{SiO}_2$  tunneling layer, the sample with only the  $\text{Al}_2\text{O}_3$  tunneling layer has lower P/E speed owing to the higher permittivity and thickness of the  $\text{Al}_2\text{O}_3$  layer. Figure 8 shows the endurance characteristics of the  $\text{Gd}_2\text{O}_3$ -NC memories. The P/E states exhibit a negligible change after  $10^4$  P/E cycles. This result indicates that the reliability of the  $\text{Gd}_2\text{O}_3$ -NC memories is not affected by the nanostructure tunneling layer, and the device could potentially be used in advanced NVMs.

## Conclusions

In this study, we examined the  $\text{Gd}_2\text{O}_3$ -NC memories with a nanostructure tunneling layer comprising  $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2$ . When compared with devices comprising a single tunneling layer, these NC memories with a nanostructure tunneling layer exhibit a larger  $V_{\text{FB}}$  shift and greater data retention because of the band alignment and the increased physical thickness of the tunneling layer. From the retention characteristics, it is observed that the activation energy is 0.13 to 0.17 eV for shallow-trap charge loss and 0.07 to 0.08 eV for deep-trap charge loss. Because the charge loss mechanism for the shallow trap is dominated by thermionic emission, the activation energy is higher than that for the charge loss mechanism of the deep trap, which is dominated by direct tunneling. A band diagram was proposed to



**Figure 8 Endurance characteristics.** The endurance characteristic to  $10^4$  cycles operation for  $\text{Gd}_2\text{O}_3$ -NC memories with nanostructure (DL\_1 (2 nm)) and single ( $\text{SiO}_2$ ) tunneling layer. The P/E conditions are 8 V, 1 ms and -9 V, 1 s, respectively.



completely explain the programming and retention characteristics. In contrast, the endurance characteristics are not influenced by the nanostructure tunneling layer. The  $\text{Gd}_2\text{O}_3$ -NC memories with nanostructure tunneling layers could potentially be used in future NVM applications.

#### Acknowledgements

The authors wish to thank the National Science Council and Chang Gung University, Republic of China, for their financial support under contracts NSC100-2221-E-182-012 and UERPD2A0041, respectively.

#### Authors' contributions

The lead and corresponding author J-CW conceived and designed the experiment, guided this study, carried out the data analysis and theory establishment, and optimized the structure of the manuscript. C-TL participated in the data and theory establishment, guided the detailed experiments, and drafted and wrote the manuscript. C-HC executed the device fabrication and the data measurements, and participated in the data analysis and tabulation of results. All authors read and approved the final manuscript.

#### Competing interests

The authors declare that they have no competing interests.

Received: 28 November 2011 Accepted: 8 March 2012

Published: 8 March 2012

#### References

- Blauwe JD: Nanocrystal nonvolatile memory devices. *IEEE Trans Nanotechnol* 2002, **1**:72-77.
- Yang FM, Chang TC, Liu PT, Yeh PH, Chen US, Yu YC, Lin JY, Sze SM, Lou JC: Using double layer  $\text{CoSi}_2$  nanocrystals to improve the memory effects of nonvolatile memory devices. *Appl Phys Lett* 2007, **90**:212108-212110.
- Tiwari S, Rana F, Hanafi H, Hartstein A, Crabbe EF, Chan K: A silicon nanocrystals based memory. *Appl Phys Lett* 1996, **68**:1377-1379.
- Khomenkova L, Sahu BS, Slaoui A, Gourbilleau F: Hf-based high-k materials for Si nanocrystal floating gate memories. *Nanoscale Research Lett* 2011, **6**:172.
- Ray SK, Das S, Singha RK, Manna S, Dhar A: Structural and optical properties of germanium nanostructures on Si(100) and embedded in high-k oxides. *Nanoscale Research Lett* 2011, **6**:224.
- Mikhelashvili V, Meyler B, Yofis S, Salzman J, Garbrecht M, Cohen-Hyams T, Kaplan WD, Eisenstein G: A nonvolatile memory capacitor based on a double gold nanocrystal storing layer and high-k dielectric tunneling and control layers. *J Electrochem Soc* 2010, **157**:H463-H469.
- Tseng JY, Cheng CW, Wang SY, Wu TB, Hsieh KY, Liu R: Memory characteristic of Pt nanocrystals self-assembled from reduction of an embedded  $\text{PtO}_x$  ultrathin film in metal-oxide-semiconductor structures. *Appl Phys Lett* 2004, **85**:2595-2597.
- Lin YH, Chien CH, Lin CT, Chang CY, Lei TF: High-performance nonvolatile  $\text{HfO}_2$  nanocrystal memory. *IEEE Electron Dev Lett* 2005, **26**:154-156.
- Lin YH, Chien CH, Lin CT, Chang CY, Lei TF: Novel two-bit  $\text{HfO}_2$  nanocrystal nonvolatile flash memory. *IEEE Trans Electron Dev* 2006, **53**:782-789.
- Liu Z, Lee C, Narayanan V, Pei G, Kan EC: Metal nanocrystal memories—part I: device design and fabrication. *IEEE Trans Electron Dev* 2002, **49**:1606-1613.
- Liu Z, Lee C, Narayanan V, Pei G, Kan EC: Metal nanocrystal memories—part II: electrical characteristics. *IEEE Trans Electron Dev* 2002, **49**:1614-1622.
- Mott D, Luo J, Smith A, Njoki PN, Wang L, Zhong CJ: Nanocrystal and surface alloy properties of bimetallic gold-platinum nanoparticles. *Nanoscale Research Lett* 2007, **2**:12-16.
- Kwo J, Hong M, Kortan AR, Queeney KT, Chabal YJ, Mannaerts JP, Boone T, Krajewski JJ, Sergent AM, Rosamilia JM: High  $\epsilon$  gate dielectrics  $\text{Gd}_2\text{O}_3$  and  $\text{Y}_2\text{O}_3$  for silicon. *Appl Phys Lett* 2000, **77**:130-132.
- Robertson J, Lin L: Fermi level pinning in Si, Ge and GaAs systems - MIGS or defects? *Proceedings of the 2009 IEEE International Electron Devices Meeting (IEDM): 7-9 December 2009; Baltimore IEEE; 2009*, 1-4.
- Mahajan SV, Dickerson JH: Dielectric properties of colloidal  $\text{Gd}_2\text{O}_3$  nanocrystal films fabricated via electrophoretic deposition. *Appl Phys Lett* 2010, **96**:113105-113107.
- Wang JC, Lai CS, Chen YK, Lin CT, Liu CP, Michael-Huang RS, Fang YC: Characteristics of gadolinium oxide nanocrystal memory with optimized rapid thermal annealing. *Electrochem Solid-State Lett* 2009, **12**:H202-H204.
- Chang LB, Das A, Lin RM, Maikap S, Jeng MJ, Chou ST: An observation of charge trapping phenomena in  $\text{GaN}/\text{AlGaIn}/\text{Gd}_2\text{O}_3/\text{Ni-Au}$  structure. *Appl Phys Lett* 2011, **98**:222106-222108.
- Singh MP, Thakur CS, Shalini K, Banerjee S, Bhat N, Shivashankar SA: Structural, optical, and electrical characterization of gadolinium oxide films deposited by low-pressure metalorganic chemical vapor deposition. *J Appl Phys* 2004, **96**:5631-5637.
- Lue HT, Wang SY, Hsiao YH, Lai EK, Yang LW, Yang T, Chen KC, Hsieh; Liu R, Lu CY: Reliability model of bandgap engineered SONOS (BE-SONOS). *The Proceedings of the IEDM '06: IEEE International Electron Devices Meeting 2006: 11-13 December 2006; San Francisco IEEE; 2006*, 1-4.
- Wang SY, Lue HT, Du PY, Liao CW, Lai EK, Lai SC, Yang LW, Yang T, Chen KC, Gong J, Hsieh KY, Liu R, Lu CY: Reliability and processing effects of bandgap-engineered SONOS (BE-SONOS) flash memory and study of the gate-stack scaling capability. *IEEE Trans Dev & Mater Reliab* 2008, **8**:416-425.
- Wu MT, Lue HT, Hsieh KY, Liu R, Lu CY: Study of the band-to-band tunneling hot-electron (BBHE) programming characteristics of p-channel bandgap-engineered SONOS (BE-SONOS). *IEEE Trans Electron Dev* 2007, **54**:699-706.
- Lee JJ, Wang X, Bai W, Lu N, Kwong DL: Theoretical and experimental investigation of Si nanocrystal memory device with  $\text{HfO}_2$  high-k tunneling dielectric. *IEEE Trans Electron Dev* 2003, **50**:2067-2072.
- Wang JC, Lin CT:  $\text{CF}_4$  plasma treatment on nanostructure band engineered  $\text{Gd}_2\text{O}_3$ -nanocrystal nonvolatile memory. *J Appl Phys* 2011, **109**:064506-164512.
- Robertson J: Band offsets of wide-band-gap oxides and implications for future electronic devices. *J Vac Sci & Technol B* 2000, **18**:1785-1791.
- Wang JC, Lin CT, Chou PC, Lai CS: Gadolinium-based metal oxide for nonvolatile memory applications. *Microelec Relia* 2011, doi 10.1016/j.microrel.2011.09.032.
- Wilk GD, Wallace RM, Anthony JM: High-k gate dielectrics: current status and materials properties considerations. *J Appl Phys* 2001, **89**:5243-5275.

doi:10.1186/1556-276X-7-177

Cite this article as: Wang et al.: Gadolinium oxide nanocrystal nonvolatile memory with  $\text{HfO}_2/\text{Al}_2\text{O}_3$  nanostructure tunneling layers. *Nanoscale Research Letters* 2012 **7**:177.

Submit your manuscript to a SpringerOpen<sup>®</sup> journal and benefit from:

- Convenient online submission
- Rigorous peer review
- Immediate publication on acceptance
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at ► [springeropen.com](http://springeropen.com)